|
|
@ -40,9 +40,9 @@
|
|
|
|
#define __DEF_IINCHIP_DIRECT_MODE__ 1
|
|
|
|
#define __DEF_IINCHIP_DIRECT_MODE__ 1
|
|
|
|
#define __DEF_IINCHIP_INDIRECT_MODE__ 2
|
|
|
|
#define __DEF_IINCHIP_INDIRECT_MODE__ 2
|
|
|
|
#define __DEF_IINCHIP_SPI_MODE__ 3
|
|
|
|
#define __DEF_IINCHIP_SPI_MODE__ 3
|
|
|
|
#define __DEF_IINCHIP_BUS__ __DEF_IINCHIP_DIRECT_MODE__
|
|
|
|
//#define __DEF_IINCHIP_BUS__ __DEF_IINCHIP_DIRECT_MODE__
|
|
|
|
//#define __DEF_IINCHIP_BUS__ __DEF_IINCHIP_INDIRECT_MODE__
|
|
|
|
//#define __DEF_IINCHIP_BUS__ __DEF_IINCHIP_INDIRECT_MODE__
|
|
|
|
//#define __DEF_IINCHIP_BUS__ __DEF_IINCHIP_SPI_MODE__ /*Enable SPI_mode*/
|
|
|
|
#define __DEF_IINCHIP_BUS__ __DEF_IINCHIP_SPI_MODE__ /*Enable SPI_mode*/
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
/**
|
|
|
|